

March 17, 2004

To: Commissioner of Patents and Trademarks

From: Stephen B. Ackerman Reg. No. 37, 761

28 Davis Avenue

Poughkeepsie, NY 12603

Re: Serial No. 10/706,837

Filing Date: 11/12/03 Invr(s): Pannwitz

Title: Frequency Compensation Scheme For Low Drop Out Voltage

Regulators Using Adaptive Bias

Please enter the enclosed Certified Copy of European patent application number 03368082.8 (filed on September 8/22/03) in the file for the above-referenced US patent application, which claims the benefit of priority to this European patent application.

Respectfully submitted,

Stephen B. Ackerman

Reg. No. 37,761

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on <u>March 25, 2004</u>

Signature__

Stephen B. Ackerman Reg. No. 37,761

Date: March 25, 2004



Europäisches **Patentamt**

European **Patent Office**

Office européen des brevets

Bescheinigung

Certificate

Attestation

Die angehefteten Unterlagen stimmen mit der ursprünglich eingereichten Fassung der auf dem nächsten Blatt bezeichneten europäischen Patentanmeldung überein.

The attached documents are exact copies of the European patent application conformes à la version described on the following page, as originally filed.

Les documents fixés à cette attestation sont initialement déposée de la demande de brevet européen spécifiée à la page suivante.

Patentanmeldung Nr.

Patent application No. Demande de brevet n°

03368082.8

Der Präsident des Europäischen Patentamts: Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets D.O.

R C van Dijk

e productive de la companya de la c La companya de la co

·



Anmeldung Nr:

Application no.: 03368082.8

Demande no:

Anmeldetag:

Date of filing: 22.08.03

Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

Dialog Semiconductor GmbH Neue Strasse 95 73230 Kirchheim/Teck-Nabern ALLEMAGNE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention: (Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung. If no title is shown please refer to the description. Si aucun titre n'est indiqué se referer à la description.)

Frequency compensation scheme for low drop out (LDO) voltage regulators using adaptive bias

In Anspruch genommene Prioriät(en) / Priority(ies) claimed /Priorité(s) revendiquée(s)
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/Classification internationale des brevets:

G05F1/00

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR LI

FREQUENCY COMPENSATION SCHEME FOR LOW DROP OUT VOLTAGE REGULATORS USING ADAPTIVE BIAS

5

Technical field of the Invention

This invention relates generally to voltage regulators, and more particularly to an enhancement of low dropout voltage regulators having an adaptive biased driving stage in order to improve stability through a very wide range of output current.

Background art

15

20

25

30

10

Low-dropout (LDO) linear regulators are commonly used to provide power to low-voltage digital and analog circuits, where point-of-load and line regulation is important. Fig. 1 prior art shows a typical basic circuit of a LDO regulator 3 having an input voltage V_i 1, an output voltage V_o 2, an input current I_i and an output current I_o .

Conventional LDO regulators are very problematic in the area of transient response. Transient response is the behavioral of the regulator after a abrupt change of either the load current (load response) or the input voltage (line response). A minimum under and overshoot of the regulated voltage and a fast settling is desired. The transient response is defined by the frequency compensation of the regulation loop. Voltage regulators are difficult to compensate because of the fact that the load resistance and with this the output pole can vary over a wide range. For zero load the load resistance is infinite and the output pole is zero Hz. For maximum load the load resistance is at its minimum and the output pole is as its maximum, that might be a few KHz.

Said frequency compensation is still a challenge for the designers of LDO regulators

U. S. Patent (6,246,221 to Xi.) describes a high power supply ripple rejection (PSRR) internally compensated low drop-out (LDO) voltage regulator using an output PMOS pass device. The voltage regulator uses a non-inversion variable gain amplifier stage to adjust its gain in response to a load current passing through the output PMOS device such that as the load current decreases, the gain increases, wherein a second pole associated with the voltage regulator is pushed above a unity gain frequency associated with the voltage regulator.

Fig. 2 prior art shows a simplified circuit of an embodiment of a PMOS LDO according to said U.S. Patent 6,246,221 to Xi. Said regulator is a multiple-loop regulator. Said circuit comprises a gm-buffer amplifier 202 to push the gate pole of the PMOS pass device 201 to high frequencies. Transistor 203 serves for adaptive biasing the gm-buffer amplifier 202. 211 represents the equivalent series resistance (ESR) of the load capacitor 213. 212 represents the equivalent series inductance (ESL) of the load capacitor 213. In case of low loads the out-pole formed by the load capacitor 213 and the load resistance 210 goes to low frequencies and thus it is possible to lower the gate-pole also.

In the non published European patent application n° EP-A- 03 392 001.8 filed on January 16th 2003, entitled REGULATED CASCODE STRUCTURE FOR VOLTAGE REGULATORS and assigned to the Assignee of the present European patent application, a LDO is described having an error amplifier as part of a current mirror output stage. A method and a circuit to achieve a low dropout voltage regulator having a constant high performance under all operating conditions, including the dropout region, has been disclosed in said patent application. A regulated cascade structure is placed at the input of a current mirror and in connection with a voltage regulator output stage. In contrast to other applications the positive input of the error amplifier is not biased with a reference voltage but connected to the regulator output. Therefore the cascade structure regulates the voltage of the entry node of the current mirror to be equal to the

DS03-015 2

5

10

15

20

25

output voltage of the regulator under all operating conditions of the regulator. Thus the transistors of the current mirror have always identical drain-source voltages. Therefore the regulator is kept in the optimal, balanced operating point, a constant high regulator loop gain is achieved and PSRR and load regulation performance is no more reduced under dropout operating conditions.

Fig. 3 prior art shows a simplified circuit of an embodiment of a LDO according to the above mentioned non published European application 302 is the input transistor of a current mirror formed by PMOS pass device 301 and said input transistor 302. Equivalent to Fig. 2 prior art 311 represents the equivalent series resistance (ESR) of the filter capacitor 313. 312 represents again the equivalent series inductance (ESL) of the filter capacitor 313. 310 represents the load resistance of said LDO again. In said embodiment the gate-pole of the PMOS pass device 301 moves in a constant ratio with the out-pole. Said gate-pole of the pass device is formed by the gate capacity C_{gate} of transistor 301 and 1/gm of the input transistor 302, wherein gm represents the transconductance gain of transistor 302. Said out-pole is formed by the load resistance 310 and the load capacitor 313.

There are additional patents dealing with the stabilization of LDOs.

U. S. Patent Application Publication 2002/0130646 (to Zadeh et al.) describes a linear voltage regulator, such as a low-dropout regulator, supplying power to one or more digital circuits within a computer system. The low-dropout regulator provides a substantially constant output voltage independent of loading conditions. The low-dropout regulator is biased at a relatively low operating current for steady-state operation to improve power efficiency of the low-dropout regulator. During a loading condition change, an adaptive biasing circuit senses the loading condition change and provides additional biasing current to momentarily increase the operating current of the low-dropout regulator to improve transient response.

DS03-015 3

5

10

15

20

Summary of the invention

A principal object of the present invention is to improve the stability of low dropout voltage regulators (LDO) having an adaptive biased driving stage.

A further object of the present invention is to keep the current consumption of said LDOs at a minimum.

10

15

In accordance with the objects of this invention a circuit to improve the stability of a low drop-out (LDO) voltage regulator has been achieved. Said circuit comprises a means of an adaptive biased driving stage of said LDO, an impedance being connected on one side to said means of an adaptive biased driving stage and on the other side to the gate of a pass device of said LDO, a pass device of said LDO, wherein its gate is connected to said impedance and the source and drain are connected to V_{DD} voltage and to the output voltage of said LDO, and a filter capacitor being connected to ground and to the output voltage of said LDO.

20

25

In accordance with the objects of the invention a method to improve the stability of a low drop-out (LDO) voltage regulator has been achieved. Said method comprises first providing a pass device for an adaptive biased driving stage. The steps of the method invented are to add a serial impedance to the gate capacitance of said pass device and to shunt partly said impedance in case of medium load currents as far as required.

Description of the drawings

In the accompanying drawings forming a material part of this description, there is shown:

- Fig. 1 prior art illustrates the principal currents of an LDO.
- Fig. 2 prior art shows a LDO using a gm-buffer amplifier

Fig. 3 prior art shows a LDO using a current mirror.

- Fig. 4 shows an embodiment of the present invention with an LDO using a gm-buffer amplifier as driving stage.
- Fig. 5 shows another embodiment of the present invention with an LDO using a gm-buffer amplifier as driving stage.
- Fig. 6 shows an embodiment of the present invention with an LDO using a current mirror as driving stage.
 - Fig. 7 shows a schematic of a circuitry to perform shunting of an impedance in two steps in case of medium load currents.
- Fig. 8 shows a flowchart of a method to improve the stability of LDOs, having an adaptive biased driving stage

30

10

15

Description of the preferred embodiments

The preferred embodiments disclose circuits and a method for enhancements of low drop-out (LDO) voltage regulators having adaptive biased driving stages in order to improve the stability of the regulation loop of said LDOs. Said embodiments of the present invention can be used e.g. in multiple loop regulators as disclosed in U.S. 6,246,221 and described in the prior art section of this application or can be used e.g. with LDOs using current mirrors.

10

5

In order to achieve stability of the regulation loop of said LDOs it is necessary that the gate pole, formed by the inner resistance of the driving stage and the gate capacitance of the PMOS pass device, is at least N times higher than the output pole formed by load resistance and the load capacitance.

15

20

25

30

N has to be equal or higher than the open-loop gain of the LDO. For example, if the open-loop gain is 60 dB, i.e. 1000, then N has to be higher than 1000. This statement is only valid as long the inductances can be neglected. Usually LDO circuits use capacitors having a capacitance in the order of magnitude of $1-3~\mu F$. Said capacitors may have a serial inductance of about 1nH. The PCB routing, the chip package and the bonding wires of the package may also have 1-20~n H inductance. Therefore the resonance frequency of the out "tank" is in the order of magnitude of 500 KHz to 3 MHz. For an adaptive biased gm-buffer, as described in **Fig. 2 prior art**, or an input of a current mirror, as described in **Fig. 3 prior art**, the LDO gets instable for high currents as explained below.

The problem of said prior art solutions is that for low loads and resulting low output poles the gate pole must be N times higher than the output pole. There is no impact of the serial inductance. For high currents the output pole goes up. In case the gate pole goes up in the same way (keeping the ratio of gate and output pole constant) the gate pole gets much higher than the resonance frequency of the output "tank". Above the resonance frequency the impedance of the output

6

"tank" rises again and the phase shifts by 180 degrees. Thus the regulator gets instable.

As a key point of the present invention the moving gate pole, formed by the inner resistance of the adaptive biased driving stage and the gate capacitance of the PMOS pass device, is kept close to the resonance frequency for high load currents. It should be noted that a second, fixed pole close to the resonance frequency of the output "tank" is necessary to ensure regulation loop stability. This pole is usually formed at the output of the error amplifier (not shown here). Fig. 4 shows a preferred embodiment of the present invention. It shows a circuit of an LDO using an adaptive biased gm-buffer, similar to the circuit described in Fig. 2 prior art. In the circuit shown in Fig. 4 a gm-buffer 402 pushes the gate pole of the pass device 401 to high frequencies. Transistor 403 provides adaptive biasing of the gm-buffer 402. Resistor 411 represents the equivalent series resistance (ESR) of the filter capacitor 413. Incluctor 412 represents the equivalent series inductance (ESL) of the filter capacitor 413. In case of low loads the output-pole formed by the load 410 and the capacitance 413 goes to low frequencies and it is therefore possible to lower the gate pole.

Said preferred embodiment shown in **Fig. 4** is thus characterized that a serial resistor **420** is added to the gate capacitance. In said preferred embodiment of the present invention a resistor has been selected. Another kind of impedance, e.g. a transistor, besides a resistor could have been used as well. In case of low load the resistance of said resistor **420** is not dominating, in case of high load said resistance keeps the gate pole close to the resonance frequency of the output "tank", formed by the capacitor **413** and the equivalent series inductance (ESL) of the filter capacitor **413**. Said resonance frequency $\mathbf{f_r}$ is defined by the equation

$$\mathbf{f_r} = \frac{1}{2 \times \pi \times \sqrt{L \times C}},$$

10

15

20

25

30

wherein L represents the equivalent series inductance (ESL) 412 and C represents the capacitance of the capacitor 413.

DS03-015 7

Fig. 5 shows another embodiment of the present invention: Said circuit shown in Fig. 5 is similar to the circuit shown in Fig. 4. Fig. 5 shows again a circuit of an LDO using an adaptive biased gm-buffer, similar to the circuit described in Fig. 2 prior art. In the circuit shown in Fig. 5 a gm-buffer 502 pushes the gate pole of the pass device 501 to high frequencies. Transistor 503 provides adaptive biasing of the gm-buffer 502. Resistor 511 represents the equivalent series resistance (ESR) of the filter capacitor 513. Inductor 512 represents the equivalent series inductance (ESL) of the filter capacitor 513.

Said preferred embodiment shown in Fig. 5 is thus characterized that a serial resistor 520 is added to the to the gate capacitance and, differentiating from the circuit shown in Fig. 4. the adaptive biasing transistor 503 is connected to the gate of the pass device 501 and not, as shown in Fig. 4, to the output of the adaptive biased gm-buffer. There is no difference in functionality between the circuit shown in Fig. 4 and the circuit shown in Fig. 5.

Fig. 6 shows another embodiment of the present invention: Said circuit shown in Fig. 6 is similar to the circuit shown in Fig. 3 prior art. Fig. 6 shows also a circuit of an LDO using a current mirror. 602 is the input transistor of a current mirror formed by PMOS pass device 601 and said input transistor 602. Resistor 611 represents the equivalent series resistance (ESR) of the filter capacitor 613. Inductor 612 represents the equivalent series inductance (ESL) of the filter capacitor 613. The gate pole, which is formed by the gate capacity of the pass device 601 and by the reciprocal value of the transconductance 1/gm of said input transistor 602 of said current mirror, moves in a constant ratio with the output pole, which is formed by the capacity of the filter capacitor 613 and by the resistance of the load 610.

Compared to the circuit showed in Fig. 3 prior art said preferred embodiment of the present invention shown in Fig. 6 is thus characterized that a serial resistor 620 is added to the gate capacitance of said pass device 601. Instead of said resistor 620 another kind of impedance, e.g. a transistor, could be used as well. In case of low load the resistance of said resistor 620 is not

DS03-015 8

10

15

20

25

dominating, in case of high load said resistance keeps the gate pole close to the resonance frequency of the output "tank", formed by the capacitor 613 and the equivalent series inductance (ESL) of the filter capacitor 613. As described above said resonance frequency is defined by the equivalent series inductance (ESL) 612 and by the capacitance of the capacitor 613.

Summarizing the characteristics of the embodiments of the present invention shown in Fig. 4 - 6 it should be understood that the resistance of the serial resistor 420 respective 520 or 620 is during low load conditions, i.e. low frequencies, small compared to the inner resistance of the gm-buffer 402 respective 502 or the inner resistance input of the current mirror shown in Fig. 6.

With an increase of the load current the inner resistance of the driving stage falls, it keeps the ratio of gate pole to output pole constant. Said ratio has been denominated with "N" above. For a high load the serial resistor dominates and keeps the gate pole close to the resonance frequency of the output "tank", even if the inner resistance of the driving stage goes to zero.

A problem may arise for medium load currents where the inner resistance of the driving stage equals the resistance of the serial resistor **420** respectively **520** or **620**. In this case the gate pole could be too low. A possible solution of said problem could be to increase the ratio N of the gate pole to the output pole but this has the disadvantage of a higher current consumption.

Fig. 7 shows another embodiment of the present invention solving the problem of medium loads. V_{IN} represents the input voltage of an adaptive biased driving stage, e.g. a gm-buffer or the gate voltage of an input transistor of a current mirror, and V_{OUT} represents the output voltage of the LDO shown. Equivalent to Fig. 2-6 resistor 711 represents the equivalent series resistance (ESR) of the filter capacitor 713. 712 represents the equivalent series inductance (ESL) of the filter capacitor 713. 710 represents the load resistance of said LDO. For medium and small loads the serial resistor 720 will be shunted by PMOS switches 742 and 741, saving current consumption of the driver stage 701. The

DS03-015 9

5

10

15

20

25

amount of shunting will be defined by the on-resistance of said PMOS switches 742 and 741 or additionally by optional resistors 781 and 782. Transistors 761 and 762 are level shifters. Transistor 750 generates the gate voltage for the transistors 751 and 752.

5

٠,

Transistors 731 and 732 generate currents in a fixed ratio to the output current. In case

$$I_{731} < I_{770} \times \frac{L_{750}}{W_{750}} \times \frac{W_{751}}{L_{751}}$$

wherein I_{731} is the current flowing through transistor 731, I_{770} is the current provided by the current source 770, L_{750} is the gate length of transistor 750, W_{750} is the gate width of transistor 750, L_{751} is the gate length of transistor 751, and W_{751} is the gate width of transistor 751, then the gate potential of transistor 741 goes to zero and said transistor 741, acting as a switch, shunts resistor 720.

15

20

25

30

10

In the embodiment of the present invention shown in Fig. 7 the resistor 720 is shunted in two steps. In case

$$I_{732} < I_{770} \times \frac{L_{750}}{W_{750}} \times \frac{W_{752}}{L_{752}}$$

wherein I₇₃₂ is the current flowing through transistor 732, I₇₇₀ is the current provided by the current source 770, L₇₅₀ is the gate length of transistor 750, W₇₅₀ is the gate width of transistor 750, L₇₅₂ is the gate length of transistor 752, and W₇₅₂ is the gate width of transistor 752, then the gate potential of transistor 742 goes to zero and said transistor 742, acting as a switch, shunts resistor 720 as well. Using different resistance values for the resistors 782 and 781 the total serial gate resistance of the PMOS pass device 701 can be tuned according to the requirements. Thus the serial resistor 720 can be shunted stepwise for different load currents having a medium load order of magnitude. By reducing as described, the gate resistance of the PMOS pass device 701 in case of medium load currents the gate pole can be thus held on the optimum frequency. The ratio N can be reduced as far as possible. Thus the current consumption of the driving stage can be kept to a minimum.

It should be understood that the shunting of the serial gate resistor can be performed by one step only or by more than one step. Shunting in two steps has been shown in Fig. 7 and has been explained above. In case shunting in one step is desired then transistors 732, 752, 742 and the resistor 782 are not required. In case three steps of shunting are desired additional transistors can be deployed in parallel to transistors 732, 752 and 742 and a additional resistor can be deployed in the same way as resistors 781 and 782. It is obvious that more than three steps of shunting can be introduced also by adding correspondent additional transistors and resistors.

5

10

15

20

Fig. 8 shows the basic steps of a method to increase the stability of an LDO comprising a pass device. The first step 81, as described above, comprises to add a serial impedance to the gate capacitance of said pass device. The next step 82 comprises to shunt said impedance partly as far as required in case of medium load currents.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.

				γ	
				* O),	
					de la
			* :		
			F. Committee		
	, 0				
		* .			
		<i>*</i>			
	* *				
			e take of the age	Y	
			- MA	* 🗸 .	
		•			
	4.				
	4 *		A		
		•	•		
			*		
	,				
			196		
				· · · · · · · · · · · · · · · · · · ·	
					at s
		**			
	,				
	\$				
		e e e e e e e e e e e e e e e e e e e			
			-		
	X ×				
	The second secon				
그런 시스템이 나는 사람이 되었다. 그는 사람들은 사람들은 사람들은 사람들이 되었다면 되었다.	the state of the s			the second secon	
A TO A STATE OF THE STATE OF TH					
to the state of th					

Claims

- 1.A circuit to improve the stability of a low drop-out (LDO) voltage regulator comprising:
 - a means of an adaptive biased driving stage of said LDO;
 - an impedance being connected on one side to said means of an adaptive biased driving stage and on the other side to the gate of a pass device of said LDO;
 - a pass device of said LDO, wherein its gate is connected to said impedance and the source and drain are connected to VDD voltage and to the output voltage of said LDO; and
 - a filter capacitor being connected to ground and to the output voltage of said LDO.
- 2. The circuit of claim 1 wherein said impedance is a resistor.

10

- 3. The circuit of claim 1 wherein said impedance is provided by a transistor.
- 4. The circuit of claim 1 wherein said impedance can be reduced during specific load conditions using an additional parallel impedance.
 - 5. The circuit of claim 4 wherein said specific load condition is a medium load condition.
- 25 6. The circuit of claim 4 wherein said parallel impedance is a transistor.
 - 7. The circuit of claim 4 wherein said parallel impedance is a transistor having a serial resistor.
- 30 8. The circuit of claim 4 wherein said reduction of said impedance is performed in more than one step depending on the size of the load current.

DS03-015 12

- 9. The circuit of claim 8 wherein said reduction of impedance is performed by adding in each step an additional parallel impedance to the first impedance.
- 10. The circuit of claim 9 wherein said additional parallel impedances are formed by parallel arranged transistors.
 - 11. The circuit of claim 8 wherein said additional parallel impedances are formed by parallel arranged transistors having a serial resistor.
- 10 12. The circuit of claim 4 wherein a special circuitry detects said specific load conditions and initiates said reduction of the impedance connected to the gate of said pass device depending on the size of the load current of said LDO.
- 13. The circuit of claim 12 wherein said specific load condition is a medium load current.
 - 14. The circuit of claim 12, detecting a specific load condition and initiating a reduction of the gate impedance of said pass device in one step, wherein said special circuitry comprises a current source connected to ground and to a first transistor, which is connected via two additional transistors, acting as level shifters to V_{DD} voltage and furthermore the gate of said first transistor is connected to said current source and to the gate of a second transistor, which is connected to ground and to a third transistor, which is connected to V_{DD}, and to the gate of said transistor, being a shunt to the impedance to be reduced, and wherein the gate of said third transistor is connected to the impedance to be reduced.
 - 15. The circuit of claim 12, detecting a specific load condition and initiating a reduction of the gate impedance of said pass device in more than one step, wherein said special circuitry comprises a current source connected to ground and to a first transistor, which is connected via two additional transistors, acting as level shifters to V_{DD} voltage and furthermore the gate of said first transistor is connected to said current source and to the gate of a second transistor, which is connected to ground and to a third transistor, which is connected to V_{DD} , and to

DS03-015

20

25

the gate of said transistor, being a shunt to the impedance to be reduced, and wherein the gate of said third transistor is connected to the impedance to be reduced, and wherein for each additional step of impedance reduction two additional transistors in parallel to said second and third transistors are introduced, which are controlling the gate of one for each step additional transistor which is an additional shunt to the impedance to be reduced.

- 16. A method to improve the stability of a low drop-out (LDO) voltage regulator comprising:
- providing a pass device for an adaptive biased driving stage;
 - add a serial impedance to the gate capacitance of said pass device; and
 - shunt partly said impedance in case of medium load currents as far as required.
- 17. The method of claim 16 wherein said adaptive biased driving stage is a gmbuffer.
 - 18. The method of claim 16 wherein said adaptive biased driving stage is a current mirror.
- 20 19. The method of claim 14 wherein said serial impedance is a transistor.
 - 20. The method of claim 14 wherein said serial impedance is a resistor.
- 21. The method of claim 14 wherein said serial impedance is shunted by a transistor.
 - 22. The method of claim 14 wherein said serial impedance is shunted by a transistor having a serial resistor.
- 23. The method of claim 14 wherein said serial impedance is shunted in more than one step.

DS03-015 14

en en la companya de la companya de La companya de la co	rest (r)	· Later State Co.	-1082 347	W. W. Sand		×'	100	100000
		2 J.						
								,
			1 31					
e a tradition de la company d								
) which is a second of the sec	•						ing.	
				* 7. 7				
							S	
					***	ę.		
* * * * * * * * * * * * * * * * * * * *				4				

				il e il tan				
	fr 1997		w	North V				
·	- 0		1.0					
		. 1		* * * *				
			\$					
				1				
			**					
				*				
			# . * X					
			1					
								Tyr i
								Č.
				14.0				
	.,	1			100			
		, 1 , 1						
				7 - Y				
					× €', "			
	e j	·	i i			25/10		
							,	
					-3		× 17.	
			. 4					
		*						•
							12., .	
			· . %					
		* - *						
		V. F.						
	\$ 0							
		1		0.00	÷ .			
	+ 0; f		i y	- 1		Ţ		

ABSTRACT

A method and circuits to improve the stability of low dropout voltage regulators having an adaptive biased driving stage. Said improvement of stabilization is valid through the total range of output current possible. A serial impedance is added to the gate capacitance of the PMOS pass device of said LDO. Said serial impedance could be a resistor or a transistor. In case of low load currents said impedance is not dominating, for high load currents said impedance keeps the gate pole close to the resonance frequency of the output tank. In case of medium load currents, wherein the inner resistance of the driving stage is about equal to said serial impedance, the gate pole could get too low. This problem is solved by reducing said serial impedance by shunting. Said shunting can be performed stepwise depending on the size of the load current. A special circuitry detects the condition of medium load currents and can initialize the shunting of said serial impedance accordingly in order to keep the gate pole on the optimum frequency.

Fig 4

10

15

DS03-015 15

				(A)
	, k			
		3		
		\mathcal{A}_{j}^{2}		
		•		
	,			
			•	
		÷.		




FIG. 1 - Prior Art




FIG. 2 - Prior Art




FIG. 3 - Prior Art




FIG. 4




FIG. 5





FIG. 6



'

Start

Add a serial impedance to the gate capacitance of the pass device

Shunt partly said impedance in case of medium load currents as far as required

82

FIG. 8

